10EC63/10EC638
Sixth Semester B.E. Degree Examination, Jan./Feb. 2021
Microelectronics Circuits
Time: 3 hrs.
Max. Marks:100

## Note: Answer any FIVE full questions, selecting THREE questions from Part-A and TWO questions from Part-B.

## PART - A

1 a. Explain the implementation of biasing circuit by fixing $\mathrm{V}_{\mathrm{G}}$ and connecting a resistance in the source with neat diagram.
(06 Marks)
b. Design the circuit in Fig.Q1 (b) to establish a drain voltage of 0.1 V . What is the effective resistance between drain and source at this operating point. Let $\mathrm{V}_{\mathrm{t}}=1 \mathrm{~V}$, $\mathrm{K}_{\mathrm{n}}^{\prime}\left(\frac{\mathrm{W}}{\mathrm{L}}\right)=1 \mathrm{~mA} / \mathrm{V}^{2}$.


Fig.Q1(b)
(06 Marks)
c. Explain common gate amplifier with neat circuit diagram and small signal equivalent circuit.
(08 Marks)
2 a. Compare MOSFET and BJT in terms of :
(i) Low frequency hybrid $\pi$ model
(ii) Current voltage characteristics
(iii) High frequency model
(06 Marks)
b. With relevant equations and neat circuit diagram, explain working of MOS steering circuits.
(08 Marks)
c. With neat diagram, explain working of basic MOS current mirror circuit.
(06 Marks)
3 a. Draw high frequency equivalent circuit model of common source amplifier and analyze using Miller's theorem.
(08 Marks)
b. Analyze common base amplifier to find $R_{\text {in }}$ and $R_{\text {out }}$.
(07 Marks)
c. How does cascade MOS current mirror improves the performance of current mirror circuit?
(05 Marks)
4 a. With neat diagrams, explain small signal operation of MOS differential pair. Derive expression for differential gain.
(10 Marks)
b. For circuit in Fig.Q4(b), the differential amplifier uses transistor with $\beta=100$. Evaluate:
(i) Input differential Resistance $\mathrm{R}_{\mathrm{id}}$
(ii) Overall differential gain $\frac{\mathrm{V}_{0}}{\mathrm{~V}_{\text {sig }}}$ (neglect effect of $\mathrm{r}_{0}$ )


10EC63/10EC638
(iii) The worst case common mode gain if the 2 collector resistances are accurate to within $\pm 1 \%$.
(iv) The CMRR in dB .
(v) The input common mode resistance (assume $\mathrm{V}_{\mathrm{A}}=100 \mathrm{~V}$ )


Fig.Q4(b)
(10 Marks)
5 Write short notes on:
a. T-equivalent circuit model of MOSFET
b. Multistage amplifiers
c. Source follower
d. Current source
(20 Marks)

## PART - B

6 a. Explain the three properties of negative feedback.
(09 Marks)
b. Draw and explain Nyquist plot of an unstable amplifier.
c. With graph, explain how stability analysis is done using bode plot.

W
7 a. With neat diagram, explain a single op amp difference amplifier and derive an expression for differential gain Ad.
(07 Marks)
b. Briefly explain logarithmic amplifier and derive an expression for output voltage. ( $\mathbf{0 8}$ Marks)
c. Explain basic principle of sample and hold circuit using basic circuit.

8 a. Write a short note on domino CMOS logic circuits.
(06 Marks)
b. Implement $\mathrm{F}=\overline{\mathrm{AB}+\overline{\mathrm{A}} \overline{\mathrm{B}}}$ using AOI gate logic.
(08 Marks)
c. Explain the Voltage Transfer Characteristics (VTC) of CMOS inverter when $\mathrm{Q}_{\mathrm{N}}$ and $\mathrm{Q}_{\mathrm{P}}$ are matched.
(06 Marks)

